Isolated Nanometer-Size Si Dot Arrays Fabricated Using Electron-Beam Lithography, Reactive Ion Etching, and Wet Etching in NH4OH/H2O2/H2O

Abstract

A simple technique for fabricating an array of isolated nanometer-size Si dots is reported. The processing procedures consist of electron beam lithography and reactive ion etching followed by wet etching in NH 4 OH/H 2 O 2 /H 2 O. The resulting array has isolated crystalline Si dots, each 10 nm in diameter and 10 nm high. To our knowledge, these are the smallest isolated crystalline Si dots reported to date.

References

Page 1

	Year	Citations
Silicon quantum wire array fabrication by electrochemical and chemical dissolution of wafers Leigh Canham Applied Physics Letters Materials ScienceElectrical EngineeringChemical DissolutionIndirect EvidenceEngineering	1990	7.9K
Porous silicon formation: A quantum wire effect V. Lehmann, U. Gösele Applied Physics Letters Materials ScienceVisible LightEngineeringPhysicsNanoporous Material	1991	1.8K
Theory of the quantum confinement effect on excitons in quantum dots of indirect-gap materials T. Takagahara, Kyozaburo Takeda Physical review. B, Condensed matter EngineeringColloidal NanocrystalsLuminescence PropertySemiconductor NanostructuresIi-vi Semiconductor	1992	1.1K
Silicon Cleaning with Hydrogen Peroxide Solutions: A High Energy Electron Diffraction and Auger Electron Spectroscopy Study Richard C. Henderson Journal of The Electrochemical Society Materials ScienceChemical EngineeringEngineeringUltrahigh VacuumSurface Science	1972	234
Observation of phonon structures in porous Si luminescence Tohru Suemoto, Kōichiro Tanaka, Akira Nakajima, Physical Review Letters Materials SciencePhonon StructuresPhonon SpectrumSteplike Phonon StructuresPhysics	1993	129
Sub-50 nm gate length n-MOSFETs with 10 nm phosphorus source and drain junctions Mizuki Ono, M. Saito, T. Yoshitomi, SemiconductorsSemiconductor TechnologyElectrical EngineeringElectronic DevicesSub-50 Nm Gate	2002	105
Oxidation of sub-50 nm Si columns for light emission study Harvey I. Liu, N.I. Maluf, R. F. W. Pease, Journal of Vacuum Science & Technology B Microelectronics and Nanometer Structures Processing Measurement and Phenomena EngineeringOxidation ResistanceThermal OxidationSilicon On InsulatorSemiconductor Nanostructures	1992	93
Fabrication of high aspect ratio silicon pillars of &lt;10 nm diameter Wei Chen, H. Ahmed Applied Physics Letters EngineeringSilicon On InsulatorNm DiameterKv Electron BeamChemical Engineering	1993	90
10 nm Si pillars fabricated using electron-beam lithography, reactive ion etching, and HF etching P. Fischer, Kevin Dai, Erli Chen, Journal of Vacuum Science & Technology B Microelectronics and Nanometer Structures Processing Measurement and Phenomena Optical MaterialsEngineeringElectron-beam LithographyNm Si PillarsOptoelectronic Devices	1993	52
Fabrication and Raman scattering studies of one-dimensional nanometer structures in (110) silicon An-Shyang Chu, Saleem H. Zaidi, S. R. J. Brueck Applied Physics Letters EngineeringSi WallsSurface-enhanced Raman ScatteringOptoelectronic DevicesIntegrated Circuits	1993	21

Page 1