Package-level Reliability
Package-Level Reliability is a semiconductor reliability subdiscipline that evaluates the structural integrity and performance stability of integrated circuit packages under environmental, mechanical, and thermal stresses throughout their operational lifespan.
810
Publications
24.9K
Citations
2.8K
Authors
465
Institutions
Publications per year
2017–2026
94
Parents
810
Commonly observed degradation in field-aged photovoltaic modules
Michael A. Quintana, D.L. King, T. J. McMahon et al. · 2003 · 288 citations
Effect of thermal aging on board level drop reliability for Pb-free BGA packages
Tz-Cheng Chiu, Kejun Zeng, R.J. Stierman et al. · 2004 · 248 citations
1–5 of 810
2.8K
17
h-index
14
h-index
12
h-index
12
h-index
11
h-index
1–5 of 2.8K
465
Texas Instruments (United States)
Dallas, United States
18 h-index
84 publications
3.5K citations
Institute of Microelectronics
Singapore, Singapore
18 h-index
116 publications
3.2K citations
IBM (United States)
Armonk, United States
18 h-index
153 publications
4K citations
Advanced Semiconductor Engineering (Taiwan)
Kaohsiung, Taiwan
18 h-index
122 publications
3.6K citations
Motorola (United States)
Schaumburg, United States
18 h-index
72 publications
2.1K citations
Intel (United States)
Santa Clara, United States
17 h-index
66 publications
2.1K citations
Nanyang Technological University
Singapore, Singapore
16 h-index
46 publications
1.4K citations
University of Maryland, College Park
College Park, United States
16 h-index
36 publications
909 citations
1–8 of 465
114 publications · 4K citations
37
h-index
28 publications · 856 citations
19
h-index
22 publications · 922 citations
18
h-index
22 publications · 753 citations
17
h-index
25 publications · 711 citations
16
h-index
1–5