Dielectric liner reliability in via-middle through silicon vias with 3 Micron diameter

Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance

A. Mercha, Geert Van der Plas, Victor Moroz et al. · 2010 · 119 citations

Engineering, Stress Aware Design, Mechanical Engineering +22

Implementation of an industry compliant, 5×50μm, via-middle TSV technology on 300mm wafers

A. Redolfi, Dimitrios Velenis, Sarasvathi Thangaraju et al. · 2011 · 52 citations

Engineering, Silicon Vias, Integrated Circuits +18

Electrical characterization method to study barrier integrity in 3D through-silicon vias

Y.-L. Li, Dimitrios Velenis, T. Kauerauf et al. · 2012 · 27 citations

Engineering, Electrical Characterization Method, Interconnect (Integrated Circuits) +17

Impact of barrier integrity on liner reliability in 3D through silicon vias

Yunlong Li, Yann Civale, Yoshiyuki Oba et al. · 2013 · 12 citations

Engineering, Pvd Ti, Silicon Vias +16

Hydrogen outgassing induced liner/barrier reliability degradation in through silicon via's

Yoshiyuki Oba, Chen Wu, Stefaan Van Huylenbroeck et al. · Applied Physics Letters · 2014 · 11 citations · Full text