IEEE Transactions on Components Packaging and Manufacturing Technology · 2018 · 15 citations · 10 references
EngineeringMaterials EngineeringMaterials ScienceElectronic MaterialsSemiconductor MaterialsThin FilmsMetal-semiconductor ContactsSemiconductor Device MaterialsSemiconductor SurfacesSemiconductor Thin FilmsThin-film MaterialsWafer BondingBonding TechniquesBuffer LayersCompatible MaterialsDirect Wafer BondingEutectic BondingThin-film Interface EngineeringWafer Bonding Materials
Ultrathin buffer layers (UBLs) with varied thickness ranging from 10 to 100 nm and different materials were used in Cu/Sn eutectic bonding. A Cu/Sn film thinner than 2 μm could fully react and became stiff and rough Cu-Sn intermetallic compound layer, which leads to failure bonding. Four kinds of semiconductor compatible materials including Ti, Pd, Co, and Ni were inserted between Cu/Sn to delay interdiffusion prior to eutectic bonding. In addition to symmetric Cu/Sn bonding with UBL, asymmetric Cu/Sn-Cu bonding scheme with 50-nm Ni UBL was demonstrated. With good mechanical properties, bonding quality, and electrical characteristics, the application of submicrometer Cu/Sn wafer-level bonding by assistance of buffering layer gives a promising and flexible platform for future 3-D integration applications.
10
Three-dimensional integrated circuits
Anna W. Topol, Douglas Charles La Tulipe, D.J. Frank et al. · IBM Journal of Research and Development · 2006 · 701 citations
Engineering, Computer Engineering, Electrical Engineering +17
Wafer-level 3D integration technology
Steven J. Koester, Anthony Young, R. Yu et al. · IBM Journal of Research and Development · 2008 · 177 citations
Engineering, Manufacturing Engineering, Computer-integrated Manufacturing +15
3D Chip Stack Technology Using Through-Chip Interconnects
P. Benkart, A. Kaiser, A. Munding et al. · IEEE Design & Test of Computers · 2005 · 92 citations
Engineering, Computer Engineering, Electrical Engineering +17