2003 · 53 citations · 18 references
Fault DiagnosisEngineeringVerificationSoftware EngineeringReliability EngineeringFailure AnalysisSystems EngineeringTest BenchFailure DetectionReliabilityElectrical EngineeringComputer EngineeringEngineering Failure AnalysisTest Method EvaluationDesign For TestingIddq-only FailuresSoftware TestingFailure Analysis PortionFault Injection
SEMATECH has sponsored a "Test Method Evaluation" study to understand the trade-offs among the most common test methodologies used in the industry. This paper presents the results of the failure analysis portion of that project. The testing, reliability stressing, characterization, fault diagnosis and physical analysis results are presented for 25 devices including "IDDq-only" failures and "delay test-only" failures.
18
A logic design structure for LSI testability
E. B. Eichelberger, T.W. Williams · Design Automation Conference · 1977 · 835 citations
An experimental chip to evaluate test techniques experiment results
Siyad Ma, P. Franco, E.J. McCluskey · 2002 · 275 citations
Defect classes-an overdue paradigm for CMOS IC testing
C.F. Hawkins, J.M. Soden, Alan Righter et al. · 2002 · 203 citations
Very-low-voltage testing for weak CMOS logic ICs
Hong Hao, E.J. McCluskey · 2002 · 178 citations