An experimental chip to evaluate test techniques experiment results

Abstract

This paper describes the testing of a chip especially designed to facilitate the evaluation of various test techniques for combinational circuitry. The different test sets and test conditions are described. Several tables show the results of voltage tests applied, either at rated speed or 2/3 speed, to each defective CUT. Data for CrossCheck, Very-Low-Voltage, IDDQ and delay tests are also given.

References

Page 1

	Year	Citations
Very-low-voltage testing for weak CMOS logic ICs Hong Hao, E.J. McCluskey Electrical EngineeringEngineeringVlsi DesignHardware ReliabilitySoftware Testing	2002	178
A method for generating weighted random test patterns J.A. Waicukauski, Eric Lindbloom, E. B. Eichelberger, IBM Journal of Research and Development EngineeringVerificationTest Data GenerationFormal VerificationHardware Security	1989	169
A new procedure for weighted random built-in self-test Fidel Muradali, V.K. Agarwal, Benoit Nadeau-Dostie EngineeringMem TestingComputer ArchitectureWeighted StreamIntegrated Circuits	2002	161
DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSIS P. Franco, E.J. McCluskey EngineeringElectromagnetic CompatibilityReliability EngineeringTiming AnalysisFault Analysis	2005	60
CrossCheck: a cell based VLSI testability solution T. Ghewala EngineeringVlsi DesignMem TestingComputer ArchitectureSoftware Analysis	1989	58
An experimental chip to evaluate test techniques: chip and experiment design P. Franco, W.D. Farwell, Robert L. Stokes, EngineeringVlsi DesignMeasurementCombinational CircuitsComputer Architecture	2002	40
The cost of quality: Reducing ASIC defects with I/sub DDQ/, at-speed testing, and increased fault coverage R. Gayle EngineeringImproved DesignMem TestingEconomic BenefitsComputer Architecture	2002	25

Page 1