Timing Analysis
Timing Analysis is a formal computational method within the field of digital circuit design that belongs to the broader class of performance evaluation techniques, specifically distinguished by its focus on verifying the correctness of signal propagation delays and clock timing constraints in synchronous and asynchronous systems implemented in Field-Programmable Gate Arrays, System-On-Chip, and VLSI designs.
15.1K
Publications
602K
Citations
30.5K
Authors
3.4K
Institutions
Publications per year
2017–2026
1.8K
15.1K
Sheng Li, Jung Ho Ahn, Richard Strong et al. · 2009 · 2.4K citations
John Gibbon, Russell M. Church, Warren H. Meck · Annals of the New York Academy of Sciences · 1984 · 1.8K citations
1–5 of 15.1K
30.5K
43
h-index
University of California, Santa Barbara, United States
82 publications · 3.6K citations
37
h-index
35
h-index
35
h-index
33
h-index
1–5 of 30.5K
3.4K
University of California, Berkeley
Berkeley, United States
74 h-index
783 publications
41.8K citations
Intel (United States)
Santa Clara, United States
66 h-index
941 publications
52.5K citations
Stanford University
Stanford, United States
66 h-index
562 publications
35.1K citations
IBM (United States)
Armonk, United States
65 h-index
1.1K publications
54.9K citations
IBM Research - Thomas J. Watson Research Center
Yorktown Heights, United States
59 h-index
783 publications
37.8K citations
University of Illinois Urbana-Champaign
Urbana, United States
57 h-index
510 publications
25.8K citations
University of California, Los Angeles
Los Angeles, United States
57 h-index
515 publications
24.6K citations
The University of Texas at Austin
Austin, United States
56 h-index
601 publications
41.8K citations
1–8 of 3.4K
553 publications · 37.4K citations
95
h-index
615 publications · 33.1K citations
82
h-index
506 publications · 24.2K citations
76
h-index
309 publications · 19K citations
75
h-index
210 publications · 7.3K citations
48
h-index
1–5