Interface Trap Reduction
Interface Trap Reduction is a surface passivation strategy that specifically targets the minimization of electronic defect states at the semiconductor-dielectric interface, thereby enhancing carrier lifetime and interfacial electronic quality.
197
Publications
6.8K
Citations
977
Authors
256
Institutions
Publications per year
2017–2026
58
Parents
197
Ryo Suzuki, Noriyuki Taoka, Masafumi Yokoyama et al. · Applied Physics Letters · 2012 · 164 citations
1–5 of 197
977
8
h-index
6
h-index
4
h-index
4
h-index
National Institute of Advanced Industrial Science and Technology, Japan
3 publications · 172 citations
3
h-index
1–5 of 977
256
The University of Tokyo
Tokyo, Japan
10 h-index
45 publications
2.4K citations
IMEC
Leuven, Belgium
8 h-index
84 publications
3.1K citations

National Institute of Advanced Industrial Science and Technology
Tsukuba, Japan
7 h-index
24 publications
1.8K citations
KU Leuven
Leuven, Belgium
6 h-index
16 publications
1.3K citations

Chinese Academy of Sciences
Beijing, China
6 h-index
31 publications
645 citations
Korea University
Seoul, South Korea
6 h-index
29 publications
782 citations
Institute of Microelectronics
Beijing, China
5 h-index
30 publications
509 citations

National Yang Ming Chiao Tung University
Hsinchu, Taiwan
5 h-index
14 publications
1K citations
1–8 of 256
35 publications · 2.1K citations
24
h-index
18 publications · 538 citations
15
h-index
15 publications · 432 citations
13
h-index
14 publications · 515 citations
12
h-index
APEX · 8 publications · 242 citations
8
h-index
1–5