Challenges of High-Performance and High-Reliablity in SiC MOS Structures

Junji Senzaki, Atsushi Shimozato, Kazutoshi Kojima, Tomohisa Kato, Yasunori Tanaka, Kenji Fukuda, Hajime Okumura

Materials science forum · 2012 · 24 citations · 5 references

DOIFull text

Open access

Concepts

Abstract

Influences of wafer-related defect and gate oxide fabrication process on MOS characteristics with gate oxides thermally grown on 4H-SiC (0001) wafer have been investigated for a realization of SiC MOS power devices. The SiC MOS characteristics depend on the gate oxide fabrication process, and are improved by the increase of DRY oxidation temperature and the applying of N2O and H2 POAs. In addition, it was clearly shown that predominant origins of SiC MOS reliability degradation are wafer-related defects such as dislocation and surface defects of epitaxial layer. Moreover, the planarization of SiC epitaxial layer surface using a CMP treatment is effective technique for the improvement of SiC MOS reliability.

References

5