2015 · 77 citations · 8 references
EngineeringManufacturing EngineeringManufacturing ProcessesMicrofabricationPackaging DesignCompression MoldingMicrofabrication ProcessesSize ReductionFan-out Wafer-level PackagingForm FactorsManufacturingProductivityWafer ThinningWafer-level Packaging
Fan-out Wafer Level Packaging (FOWLP) is one of the latest packaging trends in microelectronics. Mold embedding for this technology is currently done on wafer level up to 12″/300 mm diameter. For higher productivity and therewith lower costs larger mold embedding form factors are forecasted for the near future. Following the wafer level approach then the next step will be a reconfigured wafer size of 450 mm. An alternative option would be leaving the wafer shape and moving to panel sizes leading to Fan-out Panel Level Packaging (FOPLP). Sizes for the panel could range up to 24″x18″ or even larger. For reconfigured mold embedding, compression mold processes are used in combination with liquid, granular or sheet compound. As a process alternative also lamination as used e.g. in PCB manufacturing can be taken into account.
8
Embedded Wafer Level Ball Grid Array (eWLB)
Tyler Meyer, G. Ofner, S. Bradl et al. · 2008 · 236 citations
Engineering, Computer Engineering, Electrical Engineering +16
Embedded Wafer Level Ball Grid Array (eWLB)
Markus Brunnbauer, Till Meyer, G. Ofner et al. · 2008 · 160 citations
Engineering, Computer Engineering, Electrical Engineering +16
The Redistributed Chip Package: A Breakthrough for Advanced Packaging
Beth Keser, Craig Amrine, Trung Q. Duong et al. · 2007 · 112 citations
Engineering, Computer Engineering, Electrical Engineering +17
Next generation eWLB (embedded wafer level BGA) packaging
Yonggang Jin, Xavier Baraton, Seung Wook Yoon et al. · 2010 · 72 citations
From wafer level to panel level mold embedding
Tanja Braun, K.-F. Becker, S. Voges et al. · 2013 · 44 citations
Engineering, Manufacturing Engineering, Materials Science +14