Comparison of Dual-Rail and TMR Logic Cost Effectiveness and Suitability for FPGAs With Reconfigurable SEU Tolerance

Robert L. Shuler, B. L. Bhuva, Patrick M. O'Neill, J. Gambles, S. Rezgui

IEEE Transactions on Nuclear Science · 2009 · 17 citations · 9 references

Concepts

Abstract

We compare four circuit methods for single event (SE) mitigation: single string with radiation-hardened flip flops, delay-guarded logic, dual-rail logic, and triple modular redundancy (TMR). Test results of the circuit methods at 180 nm are presented. We then describe a novel reprogrammable FPGA architecture which can be configured based on SE mitigation and performance needs, and we evaluate the candidate SE mitigation methods as to suitability for such architecture.

References

9