Configurable Logic Blocks
Configurable Logic Blocks is a fundamental architectural component in Field-Programmable Gate Arrays that functions as a programmable logic unit capable of implementing arbitrary Boolean functions, distinguished by its reconfigurable lookup tables, flip-flops, and multiplexers enabling adaptive circuit synthesis.
3.1K
Publications
113.6K
Citations
7.8K
Authors
1.6K
Institutions
Publications per year
2017–2026
588
Variants
Clbs
Children
Adaptive Logic Block OrganizationArea-efficient Logic Block DesignAsynchronous Logic SupportCarry Chain DesignClustered Logic Block ArchitectureConfigurable Routing Through Logic BlocksConfiguration Memory StructuresDelay Optimization In Logic BlocksEmbedded Arithmetic IntegrationEmbedded Memory Integration
3.1K
Logical quantum processor based on reconfigurable atom arrays
Dolev Bluvstein, Simon J. Evered, Alexandra A. Geim et al. · Nature · 2023 · 1K citations · Full text
1–5 of 3.1K
7.8K
28
h-index
18
h-index
15
h-index
14
h-index
14
h-index
1–5 of 7.8K
1.6K

University of Toronto
Toronto, Canada
39 h-index
224 publications
16.5K citations
Xilinx (United States)
San Jose, United States
27 h-index
93 publications
5.4K citations
University of California, Los Angeles
Los Angeles, United States
26 h-index
135 publications
6.6K citations
Intel (United States)
Santa Clara, United States
22 h-index
157 publications
8.7K citations
Nanyang Technological University
Singapore, Singapore
22 h-index
94 publications
3.4K citations
Stanford University
Stanford, United States
22 h-index
90 publications
11.5K citations
Carnegie Mellon University
Pittsburgh, United States
21 h-index
87 publications
3.5K citations

Imperial College London
London, United Kingdom
21 h-index
82 publications
3.6K citations
1–8 of 1.6K
79 publications · 3.7K citations
36
h-index
60 publications · 3.7K citations
34
h-index
68 publications · 2.8K citations
31
h-index
61 publications · 4.4K citations
29
h-index
53 publications · 2.5K citations
27
h-index
1–5