Future perspective and scaling down roadmap for RF CMOS

E. Morifuji, H.S. Momose, T. Ohguro, +6

Electrical EngineeringEngineeringVlsi DesignRf SemiconductorTechnology Scaling +12

Supply and threshold-Voltage trends for scaled logic and SRAM MOSFETs

E. Morifuji, Takeshi Yoshida, M. Kanda, +3

IEEE Transactions on Electron Devices

Low-power ElectronicsPower ConsumptionElectrical EngineeringEngineeringVlsi Design +12

Analysis of hot-carrier-induced degradation mode on pMOSFET's

F. Matsuoka, Hiroshi Iwai, H. Hayashida, +3

IEEE Transactions on Electron Devices

Buried-channel PmosfetsElectrical EngineeringEngineeringHot-carrier-induced Degradation ModeNanoelectronics +13

Analysis on gate-oxide thickness dependence of hot-carrier-induced degradation in thin-gate oxide nMOSFET's

Y. Toyoshima, Hiroshi Iwai, F. Matsuoka, +3

IEEE Transactions on Electron Devices

Device ModelingGate-oxide Thickness DependenceElectrical EngineeringThinner GateEngineering +10

Competitive and cost effective high-k based 28nm CMOS technology for low power applications

F. Arnaud, Aaron Thean, M. Eller, +29

Low-power ElectronicsLow Power ApplicationsElectrical EngineeringLow PowerEngineering +12

High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique

A. Oishi, Osamu Fujii, T. Yokoyama, +30

Low-power ElectronicsElectrical EngineeringTechnology CmosfetEngineeringVlsi Design +12

Mobility improvement for 45nm node by combination of optimized stress control and channel orientation design

T. Komoda, A. Oishi, T. Sanuki, +8

Mobility ImprovementElectrical EngineeringGc Liner-sinEngineeringStress-induced Leakage Current +7

Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique

H. Aikawa, E. Morifuji, T. Sanuki, +8

EngineeringVlsi DesignVariability Aware ModelingNm CmosStress Enhancement Technique +14

Interface state generation under long-term positive-bias temperature stress for a p/sup +/ poly gate MOS structure

Y. Hiruta, Hiroshi Iwai, F. Matsuoka, +3

IEEE Transactions on Electron Devices

Semiconductor TechnologyElectrical EngineeringSemiconductor DeviceEngineeringStress-induced Leakage Current +12

Low-resistivity poly-metal gate electrode durable for high-temperature processing

Y. Akasaka, Sho Suehiro, K. Nakajima, +10

IEEE Transactions on Electron Devices

Materials ScienceMaterials EngineeringElectrical EngineeringConducting PolymerEngineering +13