Direct, CMOS In-Line Process Flow Compatible, Sub 100 °C Cu–Cu Thermocompression Bonding Using Stress Engineering

Surface activated bonding of silicon wafers at room temperature

Hideki Takagi, Kenya Kikuchi, Ryutaro Maeda et al. · Applied Physics Letters · 1996 · 441 citations

Engineering, Materials Engineering, Materials Science +13

Predicting trends in rate parameters for self-diffusion on FCC metal surfaces

Paras M. Agrawal, Betsy M. Rice, Donald L. Thompson · Surface Science · 2002 · 347 citations

Natural Sciences, Materials Engineering, Materials Science +14

Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs

Sungjun Im, Kaustav Banerjee · 2002 · 210 citations

Engineering, Computer Engineering, Electrical Engineering +17

Wafer-level bonding/stacking technology for 3D integration

Cheng-Ta Ko, Kuan‐Neng Chen · Microelectronics Reliability · 2009 · 191 citations

Engineering, Manufacturing Engineering, Materials Science +12

Cu–Cu diffusion bonding enhancement at low temperature by surface passivation using self-assembled monolayer of alkane-thiol

Chuan Seng Tan, D. F. Lim, Shiv Govind Singh et al. · Applied Physics Letters · 2009 · 181 citations

Natural Sciences, Materials Engineering, Materials Science +17