Scan Chain Testing
Scan Chain Testing is a built-in self-test methodology that enables the detection of faults in digital circuits by serially shifting test patterns into and out of flip-flops configured in a scan chain architecture.
200
Publications
8K
Citations
462
Authors
141
Institutions
Publications per year
2017–2026
15
Parents
200
Failure diagnosis of structured VLSI
J.A. Waicukauski, Eric Lindbloom · IEEE Design & Test of Computers · 1989 · 282 citations
1–5 of 200
462
12
h-index
12
h-index
9
h-index
Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier, France
8 publications · 303 citations
8
h-index
8
h-index
1–5 of 462
141
Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier
Montpellier, France
12 h-index
54 publications
2K citations
Purdue University West Lafayette
West Lafayette, United States
12 h-index
13 publications
413 citations
University of Iowa
Iowa City, United States
12 h-index
21 publications
874 citations
Mentor Technologies
Tulsa, United States
11 h-index
24 publications
918 citations

Université de Montpellier
Montpellier, France
10 h-index
44 publications
1.3K citations

Centre National de la Recherche Scientifique
Paris, France
10 h-index
47 publications
1.7K citations
Siemens (Hungary)
Budapest, Hungary
10 h-index
25 publications
1.9K citations
IBM (United States)
Armonk, United States
9 h-index
12 publications
1.4K citations
1–8 of 141
15 publications · 494 citations
14
h-index
10 publications · 879 citations
10
h-index
7 publications · 669 citations
7
h-index
VTS · 4 publications · 192 citations
4
h-index
JETTA · 4 publications · 65 citations
4
h-index
1–5