Charge Trapping
Charge Trapping is a physical phenomenon in semiconductor devices whereby charge carriers are captured and immobilized at localized defect states within the gate dielectric or at the interface of a MOS capacitor, altering the threshold voltage and reliability characteristics in memory devices.
2.9K
Publications
145.7K
Citations
10.7K
Authors
1.6K
Institutions
Publications per year
2017–2026
624
2.9K
Hysteresis Caused by Water Molecules in Carbon Nanotube Field-Effect Transistors
Ali Javey, Ophir Vermesh, Qian Wang et al. · Nano Letters · 2003 · 973 citations
1–5 of 2.9K
10.7K
28
h-index
26
h-index
IBM Research - Thomas J. Watson Research Center, United States
26 publications · 2K citations
22
h-index
21
h-index
21
h-index
1–5 of 10.7K
1.6K
IBM Research - Thomas J. Watson Research Center
Yorktown Heights, United States
41 h-index
183 publications
16.3K citations
IMEC
Leuven, Belgium
37 h-index
598 publications
21.4K citations
KU Leuven
Leuven, Belgium
32 h-index
193 publications
10.5K citations

Chinese Academy of Sciences
Beijing, China
32 h-index
408 publications
16.7K citations
Sandia National Laboratories
Albuquerque, United States
29 h-index
143 publications
15.5K citations
Samsung (South Korea)
Seoul, South Korea
28 h-index
300 publications
19.2K citations
IBM (United States)
Armonk, United States
28 h-index
152 publications
9.2K citations

Centre National de la Recherche Scientifique
Paris, France
27 h-index
178 publications
5.6K citations
1–8 of 1.6K
278 publications · 15.9K citations
68
h-index
325 publications · 17.2K citations
68
h-index
263 publications · 13.4K citations
57
h-index
185 publications · 7.6K citations
47
h-index
118 publications · 6.9K citations
44
h-index
1–5