Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET

Double-Gate Tunnel FET With High- Gate Dielectric

Kathy Boucart, Adrian Ionescu · IEEE Transactions on Electron Devices · 2007 · 1.7K citations · Full text

Engineering, Electrical Engineering, Materials Science +15

Scaling the Vertical Tunnel FET With Tunnel Bandgap Modulation and Gate Workfunction Engineering

Krishna K. Bhuwalka, Jörg Schulze, I. Eisele · IEEE Transactions on Electron Devices · 2005 · 371 citations

Engineering, Electrical Engineering, Materials Science +17

RF-CMOS performance trends

P.H. Woerlee, M.J. Knitel, R. van Langevelde et al. · IEEE Transactions on Electron Devices · 2001 · 333 citations

Engineering, Electrical Engineering, Analog Electronics +16

Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor

Ritesh Jhaveri, Venkatagirish Nagavarapu, Jason C. S. Woo · IEEE Transactions on Electron Devices · 2010 · 292 citations

Engineering, Computer Engineering, Electrical Engineering +17

Demonstration of Tunneling FETs Based on Highly Scalable Vertical Silicon Nanowires

Z.X. Chen, H.Y. Yu, Navaneet Kumar Singh et al. · IEEE Electron Device Letters · 2009 · 216 citations

Engineering, Electrical Engineering, Materials Science +14