IEEE Transactions on Electron Devices · 2018 · 33 citations · 15 references
EngineeringThermal ConductivityNanoelectronicsNumerical SimulationNanoscale ModelingThermal ModelingThermal ConductionPower Electronic DevicesThree-stacked Nanoplate FetMaterials ScienceDevice ModelingElectrical EngineeringStacked Nanoplate FetNanotechnologyNanoplate FetHeat TransferApplied PhysicsThree-stacked Nanoplate FetsThermal Property
In this paper, self-heating effects (SHEs) in three-stacked nanoplate FETs were investigated through the TCAD simulation. In order to obtain high reliability, the evaluation of SHEs was performed after <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${I}_{D}$ </tex-math></inline-formula> – <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${V}_{G}$ </tex-math></inline-formula> curve fitting based on the experimental data. First, general analysis on SHEs was conducted to confirm the influence of SHEs to electrical characteristics. The optimized nanoplate width for great electrical properties was proposed by using the figure-of-merit factor under the consideration of SHEs. In addition, difference of heat flux between FinFET and stacked nanoplate FET was analyzed. Based on the analysis, the two-step thermal resistance ( <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {th}}$ </tex-math></inline-formula> ) model depending on drain voltage was proposed. The two-step <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {th}}$ </tex-math></inline-formula> model in the stacked nanoplate FET matched well with the Berkeley short-channel IGFET model—common multigate model compared the other <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {th}}$ </tex-math></inline-formula> models. A seven-stage ring oscillator with the proposed <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">${R}_{\text {th}}$ </tex-math></inline-formula> model was demonstrated, and SHEs in the circuit level were confirmed.
15
Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET
N. Loubet, Terence B. Hook, P. Montanini et al. · 2017 · 939 citations
Mayank Shrivastava, Manish Agrawal, Sunny Mahajan et al. · IEEE Transactions on Electron Devices · 2012 · 105 citations
Engineering, Fin-shaped Field-effect Transistor, Thermal Failure +20
Experimental assessment of self-heating in SOI FinFETs
A.J. Scholten, G.D.J. Smit, Ralf Pijper et al. · 2009 · 93 citations
Self-heating on bulk FinFET from 14nm down to 7nm node
Doyoung Jang, E. Bury, R. Ritzenthaler et al. · 2015 · 92 citations
Device Modeling, Scaled Bulk Finfets, Electrical Engineering +14