IEEE Transactions on Electron Devices · 2009 · 28 citations · 14 references
EngineeringComputer EngineeringElectrical EngineeringCircuit TheoryMicroelectronicsSemiconductor DevicesCmos Circuit DesignDevice ModelingIntegrated Circuit DesignMetal-oxide-semiconductor Field-effect TransistorsMetal-semiconductor ContactsVery-large-scale Integration LayoutChannel Profile GeometryCmos Logic CircuitsCmos Logic DesignCmos ScalingContact Point PositionLayout-dependent EffectsMetal-oxide-semiconductor Field-effect Transistor ModelingMosfet Modeling
<para xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> Layout dependences for stress-enhanced MOSFETs including contact positioning, the second neighboring poly effect, and bent diffusion are modeled in 45-nm CMOS logic technology. It is found that the sensitivity of contact position in the channel direction is larger for PMOS with a higher stress liner than for NMOS. The effect of contact positions is modeled by using the distance of contact to gate <formula formulatype="inline"><tex Notation="TeX">$(x)$</tex> </formula> and the number of contacts <formula formulatype="inline"><tex Notation="TeX">$(N)$</tex></formula>. In terms of the gate-space effect, it is concluded that, in addition to the neighboring gates, second neighboring gates affect the channel stress. The effect of bent-shape diffusion is analyzed for NMOS and PMOS. For NMOS, the channel profile is affected by the bent shape. This can be described by the change of <formula formulatype="inline"><tex Notation="TeX">$V_{\rm th}$ </tex></formula>. For PMOS, the channel stress is modulated by the bent diffusion. The stress effect in bent-shape diffusion for PMOS is modeled with three geometrical parameters. The compact model is applied to the characterization of actual 45-nm cell libraries. It is confirmed that, with the constructed models and design flow, a saturation current <formula formulatype="inline"><tex Notation="TeX">$(I_{\rm dsat})$</tex></formula> change of <formula formulatype="inline"><tex Notation="TeX">$-$</tex></formula>12%–14% is removed from the uncertain margin in 45-nm corner libraries. </para>
14
Piezoresistance Effect in Germanium and Silicon
Charles S. Smith · Physical Review · 1954 · 2K citations
A 90-nm logic technology featuring strained-silicon
Scott E. Thompson, M Armstrong, C. Auth et al. · IEEE Transactions on Electron Devices · 2004 · 666 citations