IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 2005 · 26 citations · 27 references
EngineeringComputer EngineeringElectrical EngineeringExperimental PerformanceSystem-on-chip DesignTest ConstructionBuilt-in Self-testDesign For TestabilityTiming AnalysisBuilt-in TestFlip-flop DesignFlip-flopsLogic BistLogic Built-in Self-testScan Chain DesignScan Design
Test effectiveness of a test-per-scan built-in self-test (BIST) scheme is highly dependent on the length and number of scan chains. Fewer cycles are used to capture test responses when the length of the scan chains increases and the total number of clock cycles is fixed. Another important feature of the test-per-scan BIST scheme is that test responses of the circuit at the inputs of the scan flip-flops are not observable during the shift cycles. A new scan architecture is proposed to make a scan-based circuit more observable. The scan chain is partitioned into multiple segments. Multiple capture cycles are inserted to receive test responses during the shift cycles compared to the test-per-scan test scheme. Unlike other BIST schemes using multiple capture cycles after the shift cycles, our method inserts multiple capture cycles inside the shift cycles, but not after the shift cycles. Unlike the previous method that drives multiple scan segments by a single scan-in signal, the proposed method uses a new architecture to control all scan segments by different signals. Sufficient experimental results are presented to demonstrate the effectiveness of the method.
27
Built-in test for VLSI: Pseudorandom techniques
Integration · 1989 · 866 citations
Engineering, Computer Engineering, Electrical Engineering +12
Built-in logic block observation techniques
B. Koenemann · Medical Entomology and Zoology · 1979 · 445 citations
Reducing test application time for full scan embedded cores
İlker Hamzaoğlu, J.H. Patel · 2003 · 337 citations