A novel low on-resistance Schottky-barrier diode with p-buried floating layer structure

Wataru Saito, Ichiro Omura, K. Tokano, T. Ogura, Hiromichi Ohashi

IEEE Transactions on Electron Devices · 2004 · 24 citations · 7 references

Concepts

Abstract

A novel low on-resistance Schottky-barrier diode (SBD) structure with a p-buried floating layer is demonstrated by fabricating 300-V SBDs using a buried epitaxial growth technique. The fabricated SBDs realize a 50% reduction of chip area and show a possibility of higher breakdown voltage SBD of over 100 V. In addition, both the low on-resistance and the soft-recovery characteristics can be realized by the p-buried floating layer structure. The demonstrated structure is very attractive for reduction of power dissipation without electromagnetic interference noise increase.

References

7