Journal of Applied Physics · 2014 · 88 citations · 20 references
EngineeringMaterials EngineeringMaterials ScienceElectronic MaterialsSemiconductor DevicesSemiconductor MaterialsDevice ScalingEpitaxial GrowthIii-v SemiconductorsSemiconductor Crystal GrowthSemiconductor HeterostructuresSemiconductor SurfacesControlled NucleationCrystalline StructureHeteroepitaxyHeterostructure DevicesMetalorganic Vapor Phase EpitaxySelective Area EpitaxySilicon EpitaxySubstrate Engineering
This study relates to the heteroepitaxy of InP on patterned Si substrates using the defect trapping technique. We carefully investigated the growth mechanism in shallow trench isolation trenches to optimize the nucleation layer. By comparing different recess engineering options: rounded-Ge versus V-grooved, we could show a strong enhancement of the crystalline quality and growth uniformity of the InP semiconductor. The demonstration of III-V heteroepitaxy at scaled dimensions opens the possibility for new applications integrated on Silicon.
20
Control of InAs Nanowire Growth Directions on Si
Katsuhiro Tomioka, Junichi Motohisa, Shinjiro Hara et al. · Nano Letters · 2008 · 349 citations
Natural Sciences, Materials Engineering, Materials Science +16
III–V Complementary Metal–Oxide–Semiconductor Electronics on Silicon Substrates
Junghyo Nah, Hui Fang, Chuan Wang et al. · Nano Letters · 2012 · 88 citations