Interference of ESD protection diodes on RF performance in Giga-Hz RF circuits

Concepts

EngineeringElectrical EngineeringMicroelectronicsMicrowave EngineeringSemiconductor DevicesCmos Circuit DesignDevice CharacterizationHigh-frequency Semiconductor DevicesIntegrated Circuit DesignNoise In Semiconductor DevicesRadio-frequency Integrated CircuitsNoise FigureNoise Figure AnalysisNoise Figure MeasurementNoise In High-frequency Semiconductor DevicesPower GainRadio-frequency DevicesRadio-frequency Integrated Circuit DesignRf Cmos Design

Abstract

The power gain and noise figure of two kinds of diode structures in a 0.25-/spl mu/m CMOS process is investigated by using the two-port GSG measurement in radio-frequency region (/spl sim/GHz). The power gain is degraded by ESD device with larger layout area and more serious at higher operating frequency. The noise figure is increased by ESD device with larger layout area and also is more serious at higher frequency. After the comparison on the power gain and MM ESD level between the poly-gated diode and the STI diode, the poly-gated diode is more suitable for ESD protection in RF circuits.

References

Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 μm CMOS process

C. Richier, P. Salome, G. Mabboux et al. · 2002 · 145 citations

Engineering, Electrical Engineering, Microelectronics +13

Dynamic gate coupling of NMOS for efficient output ESD protection

C. Duvvury, C.H. Diaz · 1992 · 131 citations

Engineering, Electrical Engineering, Electronic Materials +15

Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC

Ming‐Dou Ker, Chung‐Yu Wu, Cheng Tao et al. · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 1996 · 58 citations

Engineering, Electrical Engineering, Circuit Theory +13

Methodology for layout design and optimization of ESD protection transistors

Stephen G. Beebe · 2005 · 45 citations

Engineering, Computer Engineering, Electrical Engineering +17

Novel input ESD protection circuit with substrate-triggering technique in a 0.25-μm shallow-trench-isolation CMOS technology

Ming-Dou Ker, Tung-Yang Chen, Chung‐Yu Wu et al. · 2002 · 30 citations

Engineering, Electrical Engineering, Low-power Design +10