Low-power CMOS at Vdd=4kT/q

A. Bryant, Jeffrey S. Brown, P.E. Cottrell, +3

Low-power ElectronicsV 180Electrical EngineeringMosfet WellsEngineering +8

GIDL in Doped and Undoped FinFET Devices for Low-Leakage Applications

Pranita Kerber, Qintao Zhang, Siyuranga O. Koswatta, +1

IEEE Electron Device Letters

Hardware SecurityDevice ModelingElectrical EngineeringUndoped Finfet DevicesEngineering +10

Energy optimality and variability in subthreshold design

Scott Hanson, Bo Zhai, David Blaauw, +3

Low-power ElectronicsElectrical EngineeringEngineeringVlsi DesignCircuit Design +12

The effects of gate field on the leakage characteristics of heavily doped junctions

W. Noble, Steven H. Voldman, A. Bryant

IEEE Transactions on Electron Devices

EngineeringEmerging Memory TechnologyLeakage MechanismSemiconductor DeviceSemiconductors +17

The current-carrying corner inherent to trench isolation

A. Bryant, Wilfried Haensch, J. Mandelman, +2

IEEE Electron Device Letters

Geotechnical EngineeringDevice ModelingElectrical EngineeringCorner Mosfet InherentEngineering +9

Sub-25nm FinFET with advanced fin formation and short channel effect engineering

Takashi Yamashita, V. Basker, T. Standaert, +41

Symposium on VLSI Technology

Electrical EngineeringAdvanced Fin FormationEngineeringVlsi DesignSelf-heating Correction +10

Investigation of CMOS devices with embedded sige source/drain on hybrid orientation substrates

Qiqing Ouyang, Min Yang, J. Holt, +15

Electrical EngineeringPhysical Design (Electronics)EngineeringVlsi DesignAdvanced Packaging (Semiconductors) +8

Modeling of width-quantization-induced variations in logic FinFETs for 22nm and beyond

Chung-Hsun Lin, Wilfried Haensch, Phil Oldiges, +10

Symposium on VLSI Technology

EngineeringVlsi DesignContinuous Width ScalingPhysical Design (Electronics)Nanoelectronics +14

Dual stress liner enhancement in hybrid orientation technology

C. Sheraw, Min Yang, David Fried, +27

EngineeringMechanical EngineeringResidual StressStructural OptimizationSilicon On Insulator +14

A novel ALD SiBCN low-k spacer for parasitic capacitance reduction in FinFETs

T. Yamashita, S. Mehta, Veeraraghavan Basker, +31

EngineeringVlsi DesignInterconnect (Integrated Circuits)Finfet BaselineSemiconductor Device +14