C. Buj

Statistics

Publications

Citations

339

H-Index

Active since

2006

Affiliations

Laboratoire d'Électronique des Technologies de l'Information(Current)

Commissariat à l'Énergie Atomique et aux Énergies Alternatives

Université Grenoble Alpes

Institut polytechnique de Grenoble

CEA Grenoble

C. Buj is an author at Laboratoire d'Électronique des Technologies de l'Information specializing in engineering, microelectronics, and semiconductor devices.

Publications per year

2006–2011

Publications

FDSOI devices with thin BOX and ground plane integration for 32nm node and below

C. Fenouillet-Béranger, S. Denorme, P. Perreau et al. · Solid-State Electronics · 2009 · 133 citations

Engineering, Computer Engineering, Electrical Engineering +11

Fully-depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm<sup>2</sup> 6T-SRAM bitcell

C. Fenouillet-Béranger, J. Todeschini, Jean-Christophe Le-Denmat et al. · 2007 · 61 citations

Engineering, Computer Engineering, Electrical Engineering +15

FDSOI devices with thin BOX and ground plane integration for 32nm node and below

C. Fenouillet-Béranger, S. Denorme, P. Perreau et al. · 2008 · 39 citations

Engineering, Computer Engineering, Electrical Engineering +11

25nm Short and Narrow Strained FDSOI with TiN/HfO2 Gate Stack

S. Deleonibus, C. Mazure, P. Gaud et al. · 2006 · 26 citations

Engineering, Electrical Engineering, Materials Science +16

Impact of Mobility Boosters (XsSOI, CESL, TiN gate) on the Performance of &#x226A;100&#x226B; or &#x226A;110&#x226B; oriented FDSOI cMOSFETs for the 32nm Node

F. Andrieu, O. Faynot, F. Rochette et al. · 2007 · 24 citations

Engineering, Computer Engineering, Electrical Engineering +17

1–5 of 9