2015 · 25 citations · 22 references
EngineeringComputer EngineeringComputer ScienceCompilersComputer ArchitectureHardware-software Co-designInstruction SchedulingInstruction SelectionInstruction Set ArchitectureInstruction-level ParallelismMemory HierarchyRegister AllocationAllocation For Instruction-level ParallelismCritical Path SchedulingExecution Unit OrganizationMemory Allocation StrategiesMemory Level ParallelismMicroarchitectural OptimizationRegister File DesignRegister File Organization
Modern processors employ large structures (IQ, LSQ, register file, etc.) to expose instruction-level parallelism (ILP) and memory-level parallelism (MLP). These resources are typically allocated to instructions in program order. This wastes resources by allocating resources to instructions that are not yet ready to be executed and by eagerly allocating resources to instructions that are not part of the application's critical path.
22
Nathan Binkert, Bradford M. Beckmann, Gabriel Black et al. · ACM SIGARCH Computer Architecture News · 2011 · 4.9K citations
Sheng Li, Jung Ho Ahn, Richard Strong et al. · 2009 · 2.4K citations
SPEC CPU2006 benchmark descriptions
John L. Henning · ACM SIGARCH Computer Architecture News · 2006 · 2K citations
Complexity-effective superscalar processors
Subbarao Palacharla, Norman P. Jouppi, James E. Smith · 1997 · 839 citations