Vertically Extended Drain Double Gate Si1−xGex Source Tunnel FET : Proposal & Investigation For Optimized Device Performance

Anand Raj, Sangeeta Singh, Kumari Nibha Priyadarshani, Rajeev Arya, Alok Naugarhiya

Silicon · 2020 · 26 citations · 39 references

Concepts

References

39