Journal of Vacuum Science & Technology B Nanotechnology and Microelectronics Materials Processing Measurement and Phenomena · 2018 · 55 citations · 14 references
EngineeringMaterials EngineeringMaterials ScienceElectronic MaterialsMicroelectronicsMicrofabricationAtomic Layer DepositionEtching ProcessesIntegrated Circuit FabricationInterconnect TechnologySemiconductor InterfacesSurface RoughnessDeposition TechniquesEtch SelectivityHard Mask EtchingLine RoughnessLine WidthPlasma DepositionPlasma EtchingSurface Etching
In this work, Ru wires patterning by direct etch are evaluated for a potential 5 nm technology node. The characteristics of Ru etching by varying the bias voltage, total flow rate and Cl2/(O2+Cl2) gas flow ratio are studied in an inductively couple plasma etching chamber. Ru sidewalls profile with a tapering angle of 90° and Ru to SiO2 hard mask etch selectivity of 6 are achieved. The authors show the feasibility of patterning lines with an aspect ratio up to 3.5 and lines with a critical dimension down to 10.5 nm (with a 3σ line width roughness of 4.2 nm), which paves the way to further scaling of this approach. Finally, the authors present a study on Ru line roughness after patterning on 300 mm wafers. Here, they compare line roughness results of wafers where Ru is deposited with different deposition techniques, such as atomic layer deposition and plasma vapor deposition, and it is annealed after deposition at various temperatures.
14
Reduced Cu interface diffusion by CoWP surface coating
C.‐K. Hu, Lynne Gignac, R. Rosenberg et al. · Microelectronic Engineering · 2003 · 109 citations
Natural Sciences, Materials Engineering, Materials Science +14