Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)

Networks on chips: a new SoC paradigm

Luca Benini, Giovanni De Micheli · Computer · 2002 · 3.7K citations · Full text

Engineering, Computer Engineering, Computer Science +15

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

Partha Pratim Pande, Cristian Grecu, M. Jones et al. · IEEE Transactions on Computers · 2005 · 846 citations

Engineering, Computer Engineering, Computer Science +17

Three-dimensional integrated circuits

Anna W. Topol, Douglas Charles La Tulipe, D.J. Frank et al. · IBM Journal of Research and Development · 2006 · 701 citations

Engineering, Computer Engineering, Electrical Engineering +17

Universal schemes for parallel communication

Leslie G. Valiant, Gordon Brebner · 1981 · 631 citations

Computing, Computer Science, Mathematics +12

A novel architecture of the 3D stacked MRAM L2 cache for CMPs

Guangyu Sun, Xiangyu Dong, Yuan Xie et al. · 2009 · 439 citations

Engineering, Computer Engineering, Computer Science +17