An approach for complete 2-D analytical potential modelling of fully depleted symmetric double gate junction less transistor

Nanowire transistors without junctions

Jean-Pierre Colinge, Chi‐Woo Lee, Aryan Afzalian et al. · Nature Nanotechnology · 2010 · 2.4K citations

Engineering, Electrical Engineering, Materials Science +12

Multiple-gate SOI MOSFETs

Jean-Pierre Colinge · Solid-State Electronics · 2004 · 936 citations

Junctionless multigate field-effect transistor

Chi‐Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan et al. · Applied Physics Letters · 2009 · 925 citations · Full text

Engineering, Electrical Engineering, Microelectronics +16

Scaling the Si MOSFET: from bulk to SOI to bulk

Ran Yan, A. Ourmazd, K.F. Lee · IEEE Transactions on Electron Devices · 1992 · 897 citations

Engineering, Electrical Engineering, Materials Science +17

Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's

C. Auth, J.D. Plummer · IEEE Electron Device Letters · 1997 · 563 citations

Engineering, Electrical Engineering, Circuit Theory +14