Publication | Closed Access
Comparative Scalability of PVD and CVD TiN on HfO2 as a Metal Gate Stack for FDSOI cMOSFETs down to 25nm Gate Length and Width
25
Citations
1
References
2006
Year
Unknown Venue
Semiconductor TechnologyGate StackElectrical EngineeringGate ControlEngineeringSemiconductor DeviceNanoelectronicsBias Temperature InstabilityMetal Gate StackApplied PhysicsCvd TinSemiconductor Device FabricationIntegrated CircuitsMicroelectronicsDevice ArchitectureComparative Scalability
This paper compares, for the first time, the scalability of physical- and chemical-vapor-deposited (PVD and CVD) TiN on HfO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2 </sub> as a gate stack for FDSOI cMOSFETs down to 25nm gate length and width. It is shown that not only the intrinsic material properties but also the device architecture strongly influences the final gate stack properties. Reliability issues, stress and gate control in the sub-35nm scale are reported and explained, thanks to material, electric data and mechanical simulations. In spite of its lower performance on large device dimensions, PVD-TiN demonstrates a better overall trade-off, leading to a 17% ion improvement on 25nm short and narrow devices
| Year | Citations | |
|---|---|---|
Page 1
Page 1