Transient-induced latchup testing of CMOS integrated circuits

Abstract

This paper presents a methodology for testing CMOS integrated circuits for latchup susceptibility using transient stimulation. It combines the best features of the current injection, overvoltage, and supply slew rate tests into one efficient testing sequence. Special requirements for device under test (DUT) power supplies used in this application are introduced.