Optimization of manufacturing of emitter-coupled logic to decrease surface of chip

Abstract

In this paper, we introduce an approach to increase integration rate of bipolar heterotransistors. The approach based on doping of required parts of heterostructure by diffusion or implantation and optimization of annealing of dopant and/or radiation defects. As simplification of the considered approach to increase integration rate we consider possibility to used common collector.