Chain: a delay-insensitive chip area interconnect

Abstract

The increasing complexity of system-on-a-chip designs exposes the limits imposed by the standard synchronous bus. The authors propose a mixed system as a solution.