Publication | Closed Access
High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography
115
Citations
0
References
2006
Year
Unknown Venue
EngineeringVlsi DesignEnhanced StrainPorous Low-k BeolIntegrated CircuitsGr Gate PitchSilicon On InsulatorInterconnect (Integrated Circuits)Wafer Scale ProcessingAdvanced Packaging (Semiconductors)Immersion LithographyNanoelectronicsFunctional SramElectronic PackagingNanolithography MethodMaterials ScienceElectrical EngineeringComputer EngineeringSemiconductor Device FabricationMicroelectronicsMicrofabricationSurface ScienceApplied PhysicsBeyond Cmos
We present a 45-nm SOI CMOS technology that features: i) aggressive ground-rule (GR) scaling enabled by 1.2NA/193nm immersion lithography, ii) high-performance FET response enabled by the integration of multiple advanced strain and activation techniques, iii) a functional SRAM with cell size of 0.37μm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> , and iv) a porous low-k (k=2.4) dielectric for minimized back-end wiring delay. The list of FET-specific performance elements includes enhanced dual-stress liner (DSL), advanced eSiGe, stress memorization (SMT), and advanced anneal (AA). The resulting PFET/NFET Idsat values, at Vdd of 1.0V and 45nm GR gate pitch, are 840μA/μm and 1240μA/μm respectively. The global wiring delay achieved with k=2.4 reflects a 20% reduction compared to k=3.0.