An Effective Test Generation System for Sequential Circuits

Abstract

This paper describes a test generation system capable of high fault coverage in complex sequential circuits. Sequential logic is efficiently processed by a unidirectional time flow approach. This single path sensitization technique dynamically expands to multi-path sensitization in reconvergent fan-out structures. Sophisticated conflict analysis is used to reduce back-tracking. User guidance is also accepted to further improve performance.