European Solid-State Circuits Conference · 2001 · 98 citations · 6 references
EngineeringComputer EngineeringElectrical EngineeringLow-power DesignMicroelectronicsSemiconductor DevicesCmos Circuit DesignDynamic Power ReductionLeakage ControlLeakage Power ReductionLow-power Digital Circuit DesignShort-channel EffectsFlip-flop DesignFlip-flopsGate LeakageLeakageMtcmos CircuitsMulti-threshold CmosMulti-threshold Cmos DesignState Retention Techniques
Multi-threshold CMOS is an increasingly popular circuit technique that enables high performance and low power operation, but requires sequential circuit structures that can retain state during standby modes. This work presents an in depth analysis of potential leakage paths, and yields several efficient MTCMOS flip flop implementations including a novel approach that utilizes a leakage feedback gate to enable state retention during standby modes in dynamic flip flops.
6
A novel powering-down scheme for low Vt CMOS circuits
K. Kumagai, Hiroyuki Iwaki, Hidetaro Yoshida et al. · 2002 · 65 citations
Engineering, Computer Engineering, Electrical Engineering +17
An auto-backgate-controlled MT-CMOS circuit
Hiroshi Makino, Y. Tsujihashi, Koji Nii et al. · 2002 · 34 citations
Engineering, Computer Engineering, Electrical Engineering +17