2002 · 11 citations · 1 references
EngineeringComputer EngineeringElectrical EngineeringMicroelectronicsSemiconductor DevicesVlsi DesignCmos Circuit DesignComplementary Metal-oxide-semiconductor TechnologyDigital Integrated Circuit DesignDynamic Power ReductionIntegrated Circuit DesignLow-power Digital Circuit DesignAdder DesignCmos Logic CircuitsCmos ScalingComplementary Metal-oxide-semiconductor DesignDynamic Logic CircuitsNoise MarginsSilicon-on-insulator TechnologyStress History Effects
Silicon-on-insulator (SOI) technology allows higher performance than bulk technology. However, the floating body effect in SOI devices poses challenges via history effects, bipolar currents, and lower noise margins on dynamic circuits. This 64 b adder is used to compute the effective address in a PowerPC/sup TM/ processor. Particular emphasis is on design issues, advantages resulting from unique SOI device structures, and the techniques for controlling floating body effect in partially-depleted devices. Adder performance comparison is shown for bulk CMOS, first-generation SOI CMOS, and second generation SOI CMOS.
1
Partially-depleted SOI technology for digital logic
G. Shahidi, A. Ajmera, F. Assaderaghi et al. · 2003 · 71 citations
Engineering, Computer Engineering, Electrical Engineering +12