Publication | Closed Access
75 nm damascene metal gate and high-k integration for advanced CMOS devices
69
Citations
0
References
2003
Year
Unknown Venue
Low-power ElectronicsElectrical EngineeringLow IoffEngineeringVlsi DesignNanoelectronicsLow GateBias Temperature InstabilityApplied PhysicsInterconnect (Integrated Circuits)Advanced Cmos DevicesHigh-k IntegrationSemiconductor Device FabricationMicroelectronicsAdvanced Cmos ProcessBeyond CmosSemiconductor Device
An advanced CMOS process has been proposed which include key features: 75 nm gate length damascene metal gate, high-k dielectrics with 1.35 nm EOT. Detailed characterisation (TEM, C-V, split C-V, charge pumping, LF noise, low and high temperature transport) demonstrate the high quality of the dielectric and interface. Low Ioff and low gate current make the technology attractive for low standby power applications.