Wafer-level Release Processes
Wafer-Level Release Processes is a micromachining fabrication strategy that belongs to the class of release techniques in MEMS manufacturing, distinguished by its execution of structural liberation of microdevices at the entire wafer scale prior to dicing, thereby enabling batch-level processing and enhanced device uniformity.
17
Publications
470
Citations
62
Authors
33
Institutions
Publications per year
2017–2026
0
Parents
17
1–5 of 17
62
2
h-index
2
h-index
2
h-index
1
h-index
1
h-index
1–5 of 62
33

University of Birmingham
Birmingham, United Kingdom
2 h-index
6 publications
171 citations
Catholic University of America
Washington D.C., United States
1 h-index
1 publications
18 citations
New Leaders
New York, United States
1 h-index
1 publications
23 citations
University of Michigan
Ann Arbor, United States
1 h-index
2 publications
32 citations
University of America
Murrieta, United States
1 h-index
1 publications
18 citations

University of Neuchâtel
Neuchâtel, Switzerland
1 h-index
5 publications
215 citations
Samsung (South Korea)
Seoul, South Korea
1 h-index
1 publications
75 citations
Ascamm Technologic Center
Cerdanyola del Vallès, Spain
1 h-index
1 publications
16 citations
1–8 of 33
4 publications · 118 citations
4
h-index
JMM · 2 publications · 57 citations
2
h-index
2 publications · 44 citations
2
h-index
1 publications · 12 citations
1
h-index
Conference · 1 publications · 40 citations
1
h-index
1–5