Vhdl Syntax
VHDL Syntax is the formal set of grammatical rules and structural constraints of the VHDL hardware description language that govern the correct formation and arrangement of its lexical tokens and constructs (such as entities, architectures, declarations, and statements) independently of their semantic interpretation.
94
Publications
3.2K
Citations
218
Authors
111
Institutions
Publications per year
2017–2026
4
94
The Verilog hardware description language
Choice Reviews Online · 1991 · 504 citations
The verilog hardware description language
Microelectronics Journal · 1992 · 114 citations · Full text
The semantic challenge of Verilog HDL
Mike Gordon · 2002 · 99 citations
1995 high level synthesis design repository
Preeti Ranjan Panda, Nikil Dutt · 1995 · 93 citations · Full text
1–5 of 94
218
3
h-index
3
h-index
3
h-index
3
h-index
3
h-index
1–5 of 218
111
University of California, Irvine
Irvine, United States
4 h-index
10 publications
411 citations

University of Twente
Enschede, The Netherlands
3 h-index
13 publications
540 citations
Carl von Ossietzky Universität Oldenburg
Oldenburg, Germany
3 h-index
5 publications
113 citations
Analog Devices (United States)
Norwood, United States
3 h-index
3 publications
352 citations

Laboratoire d'Informatique Fondamentale de Lille
Villeneuve-d'Ascq, France
2 h-index
7 publications
70 citations
Institute of Software
Beijing, China
2 h-index
2 publications
24 citations
University of California, Santa Barbara
Santa Barbara, United States
2 h-index
3 publications
83 citations

University of Tehran
Tehran, Iran
2 h-index
3 publications
38 citations
1–8 of 111
5 publications · 207 citations
5
h-index
Conference · 4 publications · 85 citations
4
h-index
3 publications · 144 citations
3
h-index
MICPRO · 3 publications · 106 citations
3
h-index
3 publications · 40 citations
3
h-index
1–5