Conditional Signal Assignment
Conditional Signal Assignment is a concurrent signal assignment statement in VHDL that belongs to the class of data-flow modeling constructs, distinguished by its evaluation of Boolean conditions to determine the value assigned to a target signal, with each condition sequentially assessed until the first true condition is encountered.
8
Publications
291
Citations
26
Authors
13
Institutions
Publications per year
2017–2026
0
Parents
8
1–5 of 8
26
1
h-index
1
h-index
1
h-index
1
h-index
1
h-index
1–5 of 26
13
General Electric (United States)
Boston, United States
1 h-index
4 publications
248 citations
University of Geneva
Geneva, Switzerland
1 h-index
1 publications
14 citations

Johns Hopkins University Applied Physics Laboratory
North Laurel, United States
1 h-index
2 publications
124 citations
Duke University
Durham, United States
1 h-index
1 publications
62 citations
University of Utah
Salt Lake City, United States
1 h-index
3 publications
57 citations

Johns Hopkins University
Baltimore, United States
1 h-index
1 publications
62 citations
The University of Osaka
Osaka, Japan
1 h-index
3 publications
36 citations
Université Claude Bernard Lyon 1
Villeurbanne, France
1 h-index
4 publications
108 citations
1–8 of 13
1 publications · 81 citations
1
h-index
TPAMI · 1 publications · 62 citations
1
h-index
1 publications · 14 citations
1
h-index
1 publications · 62 citations
1
h-index
MRC · 1 publications · 14 citations
1
h-index
1–5