Peter Schvan - Concepedia

Author

Peter Schvan

Nortel (Canada)

Also Known As

P. Schvan, P. Schván, Peter Schvan, Student Member

Publications

2.3K

Citations

H-Index

Concepts

All Affiliations

Nortel (Canada)University of Toronto Ciena (Canada)STMicroelectronics (France)Carleton University

About

Peter Schvan is an author at Nortel (Canada) specializing in engineering, microelectronics, and electrical engineering.

Top Concepts

#	Concept	H-Index	Publications	Citations
1	Engineering	24	42	1.7K
2	Electrical Engineering	21	32	1.4K
3	Computer Engineering	19	29	1.1K
4	Applied Physics	2	2	55
5	Materials Science	2	2	55

Peter Schvan

Publications

1.8K

Citations

H-Index

Page 1

	Year	Citations
A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design Sorin P. Voinigescu, M.C. Maliepaard, J.L. Showell, IEEE Journal of Solid-State Circuits Device ModelingElectrical EngineeringEngineeringTransistor Noise ParametersRf Semiconductor	1997	336
A 24GS/s 6b ADC in 90nm CMOS Peter Schvan, J. Bach, Chris Falt, Electrical EngineeringEngineeringB AdcData ConverterNm Cmos	2008	115
A balanced 1.5 GHz voltage controlled oscillator with an integrated LC resonator L. Dauphinee, M.A. Copeland, Peter Schvan Low-power ElectronicsGhz VoltageCommon-collector Colpitts CircuitEngineeringRadio Frequency	2002	96
A 40GS/s 6b ADC in 65nm CMOS Yuriy Greshishchev, Jeorge Aguirre, Marinette Besson, System On ChipElectrical EngineeringDp-qpsk Optical ReceiverEngineeringCmos Adc	2010	88
A fully integrated SiGe receiver IC for 10-Gb/s data rate Yuriy Greshishchev, Peter Schvan, J.L. Showell, IEEE Journal of Solid-State Circuits System On ChipElectrical EngineeringEngineeringVlsi DesignSilicon Germanium	2000	78
SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application Yuriy Greshishchev, Peter Schvan IEEE Journal of Solid-State Circuits Data Recovery IcEngineeringVlsi DesignLinear-type PllSonet Jitter Requirements	2000	61
A 56GS/S 6b DAC in 65nm CMOS with 256&#x00D7;6b memory Yuriy Greshishchev, D. Pollex, Shing-Chi Wang, Low-power ElectronicsElectrical EngineeringCmos Dac DesignEngineeringVlsi Design	2011	59
Frequency Scaling and Topology Comparison of Millimeter-wave CMOS VCOs Kenneth Tang, Sut Yee Leung, N. Tieu, Millimeter Wave TechnologyEngineeringVlsi DesignRadio FrequencyHigh-frequency Device	2006	57
A 60-dB gain, 55-dB dynamic range, 10-Gb/s broad-band SiGe HBT limiting amplifier Yu.M. Greshishchev, Peter Schvan IEEE Journal of Solid-State Circuits 60-Db GainElectrical EngineeringEngineeringRf SemiconductorHigh Sensitivity	1999	53
A 22GS/s 6b DAC with integrated digital ramp generator Peter Schvan, D. Pollex, T. Bellingrath Dac CoreElectrical EngineeringEngineeringAnalog-to-digital ConverterData Converter	2005	51

Page 1