2019 · 30 citations · 20 references
EngineeringComputer EngineeringElectrical EngineeringComputer ArchitectureFault-tolerant ComputingMicroelectronicsBuilt-in Self-testDesign For TestabilityEmbedded Memory BlocksMemory DevicesMarch Test AlgorithmsMemory Array ArchitectureMemory Built-in Self-testMemory TestProcess Variation RobustnessStatic Random-access Memory DesignTest Method SelectionVon Neumann Architecture
To cope with the memory wall of von-Neumann computing architecture, the in-memory-computing (IMC) architecture has been proposed. The IMC architecture embeds logic into the memory array to reduce the data transfer between the processor and memory. However, embedding logic into the memory array increases the test complexity. Various IMC static random access memories (SRAMs) were reported. In this paper, we propose test method for IMC 8T SRAMs with NAND, NOR, and XOR logic operations. The IMC 8T SRAMs should be tested in memory mode and computing mode. A March C-8 test algorithm is proposed to cover typical functional faults and process variation-induced faults of the IMC 8T SRAMs.
20