Concepedia

Publication | Closed Access

Non-Volatile Ferroelectric FETs Using 5-nm Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> With High Data Retention and Read Endurance for 1T Memory Applications

115

Citations

26

References

2019

Year

Abstract

FeFETs with 5-nm-thick Hf <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0.5</sub> Zr <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0.5</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> (HZO) have been demonstrated in memory operations for the ON/OFF current ratio >10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">4</sup> at zero gate voltage and a memory window (MW) of 0.6-0.7 V. A gradual transition of the ferroelectricity with an increasing crystallization temperature for the gate-last process was presented. The excellent data retention are the ~2×10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">4</sup> ON/OFF ratio and 0.67 V extrapolated to ten years with VP/E = ±4.8 V. The MW remains >0.2 V after 10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">6</sup> cycles for read and vanishes with cycles of 10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sup> -10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">4</sup> for write, which is the bottleneck for ferroelectric (FE)-type memories. The mechanism of retention and endurance is discussed. The characteristic of this letter is an unaffected coercive-field (~1 MV/cm) with scaling FE-HZO down to 5-nm thickness, which is beneficial for reducing the operation voltage. A comparable performance with thick HZO (>5 nm) on high data retention and endurance with low voltage for read is achieved. The ultrathin FE layer proposes a realistic emerging memory for 1T architecture.

References

YearCitations

Page 1