Constraint-Aware Algorithms for Heterogeneous Power Module Layout Synthesis and Reliability Optimization

Abstract

A constraint-aware layout engine is developed for PowerSynth to explore heterogeneous power module layout synthesis and optimization considering reliability. For this purpose, the corner stitching data structure with constraint graph evaluation is extended for power module layouts with generic, scalable, and efficient algorithms to place and route heterogeneous components including active devices, sensors, controllers, and other passive components. Unlike VLSI, in power modules design, layout compaction is not the optimum target because of thermal and reliability issues associated with high voltage and current. Therefore, in this layout engine, both design and reliability constraints are honored while generating layout solutions by evaluating constraint graphs and randomizing edge weights. Compared with existing work, the proposed algorithms can process a broader range of layouts with a higher geometrical complexity within a few minutes. In addition, the produced layouts are both reliable and design-rule-check (DRC)-clean, which improves both time complexity and layout quality.