Investigation of Erase Cycling Induced TSG Vt Shift in 3D NAND Flash Memory

Abstract

Erase cycling induced Vt shift of top select gate transistor (TSG) and its physical mechanism are studied in 3D NAND flash memory. It is found that the distribution of TSG Vt shifts higher during memory cells erase cycling. Furthermore, the TSG Vt shift can recover after the removal of cycling stress. A physical model of trap generation induced by hot holes is proposed for above observations. It is considered that hot holes generated by high channel potential gradient during erase can break the ≡Si-H bonds at the poly-Si grain boundary and the poly-Si/SiO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> interface, causing TSG Vt tail shift and parallel shift, respectively. And the degradation can recover due to re-passivation of ≡Si-H bonds after stress removal. A TSG bias optimization scheme is demonstrated to reduce the hot holes generation and suppress the TSG abnormal Vt shift during cell erase cycling.