Protrusion of electroplated copper filled in through silicon vias during annealing process

Hall–Petch relation and boundary strengthening

Niels Hansen · Scripta Materialia · 2004 · 3.6K citations

Natural Sciences, Mathematics, Condensed Matter Physics +7

Overview and outlook of through‐silicon via (TSV) and 3D integrations

John H. Lau · Microelectronics International · 2011 · 334 citations

Engineering, Computer Engineering, Electrical Engineering +17

Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects

Suk-Kyu Ryu, Kuan-Hsun Lu, Xuefeng Zhang et al. · IEEE Transactions on Device and Materials Reliability · 2010 · 257 citations

Engineering, Electrical Engineering, Materials Science +17

Proceedings - Electronic Components and Technology Conference

H. L. Jensen, Arturo Cifuentes · conference · 1995 · 214 citations

Engineering, Computer Engineering, Electrical Engineering +14

A study of thermo-mechanical stress and its impact on through-silicon vias

N. Ranganathan, K. Prasad, N. Balasubramanian et al. · Journal of Micromechanics and Microengineering · 2008 · 169 citations

Engineering, Electrical Engineering, Materials Science +17