IEEE Transactions on Components Packaging and Manufacturing Technology · 2015 · 15 citations · 12 references
EngineeringDevice IntegrationThermal Isolation TechnologiesIntegrated CircuitsInterconnect (Integrated Circuits)Advanced Packaging (Semiconductors)Thermal ModelingElectronic Packaging3D Ic ArchitectureElectrical EngineeringAir GapComputer EngineeringChip AttachmentHeat TransferMicroelectronicsDaisy-chain ResistancesHeterogeneous 3-DFlexible ElectronicsMicrofabricationMechanically FlexibleApplied PhysicsThermal ManagementThermal Engineering
This paper presents a set of thermal isolation technologies to provide a measure to thermally insulate low-power temperature-sensitive tiers from the time-varying power dissipation of high-power tier in heterogeneous 3-D integrated circuits. The proposed technologies use an air gap and mechanically flexible interconnects (MFIs) to replace conventional microbumps and underfill. A two-tier testbed is fabricated to emulate a heterogeneous 3-D stack. The results are then benchmarked with a standard 3-D stacking approach that is simulated using finite-volume modeling. Compared with the conventional approach using microbumps and underfill, a temperature reduction of 35.9% can be achieved in the low-power tier by implementing the air gap and MFIs. Four-point and daisy-chain resistances of the MFIs are measured to verify the electrical connectivity between the tiers during temperature cycling.
12
High-performance heat sinking for VLSI
David B. Tuckerman, R. F. W. Pease · IEEE Electron Device Letters · 1981 · 5.1K citations
Demystifying 3D ICs: The Pros and Cons of Going Vertical
W. Rhett Davis, John Wilson, Stephen Mick et al. · IEEE Design & Test of Computers · 2005 · 827 citations
Yang Zhang, Yue Zhang, Muhannad S. Bakir · IEEE Transactions on Components Packaging and Manufacturing Technology · 2014 · 60 citations