Heavy ion-induced digital single-event transients in deep submicron Processes

Abstract

Single-event transients (SETs) in digital circuits/processes are examined. SETs appear to substantially mitigate traditional SEU static-latch hardening techniques below 0.25 /spl mu/m. The resulting IC error rate for advanced technology node hardened-electronics is dominated by the combinational-logic SET rate.